Recommended Web browser of our site is Internet Explorer 9.0 and over or Google Chrome 33.0 and over.

Without the recommended environment, it may not be possible to use all features of our website.

If you use Windows XP ,we recommend use of Google Chrome.

Google Chrome is
available from here.

Home

 >  LSI Integrated Circuits > Memory > Video memory FiFO (First-in First-out)


Video memory FiFO (First-in First-out)

Video memory,FIFO,First-in,First-out

Video memory

Video memory

  • Line up
  • Overview
  • Document
  • FAQ
 

Video memory for standard

  Data
sheets

Den-
sity
(bit)

Supply
Voltage
(V)

Number
of Date
bit

Configu-
ration
(word×bit)

Max
Opera-
ting
Frequ-
ency

(MHz)

Access
Time

(ns)

Cycle
Time

(ns)

Current
Consump-
tion In
operation
(mW)

Current
Consump-
tion
in Standby
(mW)

Notes

Opera-
ting
Tempe-
rature
(°C)

PKG

Sample
and
Buy

 

Video memory for automotive

  Data
sheets

Den-
sity

(bit)

Supply
Vol-
tage (V)

Num-
ber
of Date
bit

Configuration
(word×bit)
×port

Max
Operating
Fre-
quency
(MHz)

Access
Time

(ns)

Cycle
Time

(ns)

Current
Consump-
tion In
operation
(mW)

Current
Consump-
tion in
Standby
(mW)

Notes

Opera-
ting
Tempe-
rature
(°C)

PKG

Sample
and
Buy

 

Overview

LAPIS Semiconductor's DRAM video memory series FIFO First-in First-out

Supports a variety of panels(i.e.) compact,full,HD)/Stable long term supply.

LAPIS Semiconductor's DRAM video memory series features FIFO (First-In first-Out) technology that enables independent serial read/write control of each dedicated clock using differing and asynchronous clock rates. In addition, a self-refresh control circuit is built in that eliminates the need for external refresh, making them ideal for processing video data.

Features

Features1
Facilitates frame processing– essential in handling images

Video memory (FIFO) is a type of serial access memory used specifically for image data buffering. This eliminates address/refresh management as well as the complicated arbitration of Read/Write controls required with DRAM. Simple control is enabled for easy frame processing.

In addition, unlike conventional systems neither an internal FIFO nor SDRAM controller are required, reducing costs significantly. Also, asynchronous operation can be performed using a separate I/O port, enabling lower frequency operation than DRAM. This eliminates the need for expensive substrates, reducing costs even further.

Features2
Multiple field delays simplified through cascade connections

LAPIS Semiconductor's video memory(FIFO) supports cascade connection. This makes it possible to obtain the delay data of multiple frames quickly and easily.

Self-cascade connection, where the DI and DO of a single FIFO memory is divided and the lower DO is input to the upper DI, is possible. Implementing cascade connections also serves to increase FIFO memory for applications requiring larger capacities.

Features3
Enable easy configuration of various applications

Video memory is ideal for a variety of applications, including noise reduction, frame interpolation, motion detection, IP conversion, and picture-in-picture operation.

In the case of noise reduction, data of the previous frame buffered in FIFO is compared with the data of the current frame, and the difference is extracted. In this way only random data is deleted, reducing noise.

 

Applications

Video memory

The memory provides the following functions for flat-panel display, surveillance camera, video camera, video capture, digital still camera, graphic data transmission system, graphic conversion system, etc.

  • 3-D Y/C separation
  • Compensation between frames
  • LVDS transmission buffer
  • Frame synchronizer
  • Noise reduction
  • Data compression/expansion
  • Motion detection
  • On-screen display
  • IP conversion
 

FP/EDO Documents Download


 

Data
sheets

rev.

Users
Manual

rev.

White
paper

rev.

Errata

rev.

Other

rev.

Package Code

Dimensions,
Implementation specifications

Environmental
data

MSL



Change screen size